
Ò»¡¢Êý×Öµç·ÓëFPGA»ù´¡
ͬ²½µç· vs Òì²½µç·
- ͬ²½¸´Î»ºÍÒì²½¸´Î»µÄÇø±ð¼°Éè¼Æ×¢ÖØÊÂÏ£¿£¿£¿
- ÔõÑù×èÖ¹ÑÇÎÈ̬£¨Metastability£©£¿£¿£¿£¿Ã¶¾Ù³£ÓÿçʱÖÓÓò´¦Öóͷ£¼Æ»®¡£¡£¡£
FPGA¼Ü¹¹Óë×ÊÔ´
- Xilinx UltraScale+ϵÁÐCLB½á¹¹°üÀ¨ÄÄЩ½¹µã×é¼þ£¿£¿£¿£¿
- Block RAMºÍDistributed RAMµÄÓ¦Óó¡¾°¼°ÐÔÄܲî±ð£¿£¿£¿£¿
ʱÐòÔ¼ÊøÓëÓÅ»¯
- ÔõÑùͨ¹ýʱÐòÔ¼ÊøÎļþ£¨XDC£©½â¾ö½¨Éèʱ¼ä£¨Setup Time£©ºÍ¼á³Öʱ¼ä£¨Hold Time£©Î¥Àý£¿£¿£¿£¿
- ³¬¸ßËÙÉè¼Æ£¨Èç500MHzÒÔÉÏ£©ÖУ¬£¬£¬ÔõÑùÓÅ»¯Òªº¦Â·¾¶£¿£¿£¿£¿
¶þ¡¢Verilog/SystemVerilog±à³Ì
Óï·¨ÓëÉè¼ÆÍ·ÄÔ
- ÛÕ±Õ¸³Öµ£¨
=£©Óë·ÇÛÕ±Õ¸³Öµ£¨<=£©µÄʵÖÊÇø±ð£¿£¿£¿£¿ºÎʱ±ØÐèʹÓ÷ÇÛÕ±Õ£¿£¿£¿£¿ - ÓÃVerilogʵÏÖÒ»¸ö²ÎÊý»¯µÄÒì²½FIFO£¨¸½Éî¶È¡¢¿í¶È¿ÉÉèÖã©¡£¡£¡£
״̬»úÉè¼Æ
- Èý¶Îʽ״̬»úµÄÓÅÊÆÊÇʲô£¿£¿£¿£¿ÔõÑù×èֹ״̬»úËÀËø£¿£¿£¿£¿
- ÓÃ״̬»úʵÏÖSPIÖ÷×°±¸Í¨Ñ¶ÐÒ飨ÐèÖ§³ÖMode 0/3£©¡£¡£¡£
´úÂëÖÊÁ¿ÓëÑéÖ¤
- ÔõÑù±àд¿É×ۺϵÄVerilog´úÂ룿£¿£¿£¿Ã¶¾Ù²»¿É×ۺϵÄÓï·¨ÏÝÚå¡£¡£¡£
- UVMÑéÖ¤¿ò¼ÜÖУ¬£¬£¬ÔõÑù¹¹½¨ÁýÕÖÂÊÇý¶¯µÄ²âÊÔÓÃÀý£¿£¿£¿£¿
Èý¡¢´ó½®ÓªÒµ³¡¾°¼¼ÊõרÏî
ͼÏñ´¦Öóͷ£Óë´«Êä
- Éè¼ÆÒ»¸öMIPI CSI-2 RXÄ£¿£¿£¿£¿é£¬£¬£¬Ö§³Ö4K@60fpsÊÓÆµÁ÷ÎüÊÕÓëDDR»º´æ¡£¡£¡£
- ÔõÑùÓÃFPGAʵÏÖH.265Ó²±àÂëµÄÔ¤´¦Öóͷ£Á÷Ë®Ïߣ¨ÈçDebayer¡¢½µÔ룩£¿£¿£¿£¿
ʵʱ¿ØÖÆÓëµÍÑÓ³Ù
- ÎÞÈË»ú·É¿ØÏµÍ³ÖУ¬£¬£¬IMU´«¸ÐÆ÷Êý¾ÝÈںϵÄÓ²¼þ¼ÓËټƻ®£¨ÒªÇóÑÓ³Ù<1ms£©¡£¡£¡£
- µç»úPWM¿ØÖÆÐźŵÄÓ²¼þÌìÉúÂß¼£¨Ö§³Ö¶¯Ì¬ÆµÂʵ÷½â£©¡£¡£¡£
¸ßËÙ½Ó¿ÚÓëÐÒé
- ʵÏÖǧÕ×ÒÔÌ«ÍøUDPÐÒéÕ»£¬£¬£¬Öª×ãÎÞÈË»úͼ´«µÄʵʱÐÔÒªÇ󡣡£¡£
- PCIe Gen3 x4½Ó¿ÚµÄDMA´«ÊäÉè¼Æ£¨ÐèÖ§³ÖTLP°üÆÊÎö£©¡£¡£¡£
ËÄ¡¢ÏîÄ¿ÂÄÀúÓ빤³ÌÄÜÁ¦
µ÷ÊÔʵս
- ÐÎòһ´Î×îÖØ´óµÄFPGAµ÷ÊÔÂÄÀú£¨ÈçDDR4ÑÛͼ±ÕºÏʧ°Ü£©£¬£¬£¬ÔõÑù¶¨Î»²¢½â¾ö£¿£¿£¿£¿
- ÔõÑùͨ¹ýChipScope/ILA¿ìËÙ¶¨Î»ÐźÅÒì³£ÎÊÌ⣿£¿£¿£¿
µÍ¹¦ºÄÉè¼Æ
- ÎÞÈË»ú±ãЯװ±¸ÖУ¬£¬£¬ÔõÑùͨ¹ýʱÖÓÃſء¢µçÔ´Óò»®·Ö½µµÍFPGA¹¦ºÄ£¿£¿£¿£¿
- ¶¯Ì¬¾Ö²¿Öع¹£¨Partial Reconfiguration£©ÔÚµç³Ø¹©µç³¡¾°ÏµÄÓ¦Óð¸Àý£¿£¿£¿£¿
¹ú²ú»¯Ìæ»»
- ÊÇ·ñÓиßÔÆ/°²Â·µÈ¹ú²úFPGA¿ª·¢ÂÄÀú£¿£¿£¿£¿ÔõÑù½â¾öÓëXilinx¹¤¾ßÁ´µÄ²î±ð£¿£¿£¿£¿
Îå¡¢Ëã·¨ÓëÊýѧÄÜÁ¦
Ó²¼þ¼ÓËÙËã·¨
- ÓÃFPGAʵÏÖCanny±ßÑØ¼ì²âËã·¨µÄÁ÷Ë®Ï߼ܹ¹£¨ÐèÅÌËã×ÊÔ´ÓÅ»¯£©¡£¡£¡£
- ÎÞÈË»úÊÓ¾õSLAMÖУ¬£¬£¬ÔõÑùÓ²¼þ¼ÓËÙÌØÕ÷µãÆ¥ÅäËã·¨£¿£¿£¿£¿
ÊýÖµÅÌËã
- ¶¨µãÊý£¨Fixed-Point£©Ó븡µãÊý£¨Float£©ÔÚFPGAÖеÄʵÏÖ¼ÛÇ®±ÈÕÕ£¿£¿£¿£¿
- Éè¼ÆÒ»¸ö32λ¸¡µãÊý³Ë·¨Æ÷£¨Ö§³ÖIEEE 754±ê×¼£©¡£¡£¡£
Áù¡¢¹¤¾ßÁ´Ó뿪·¢Á÷³Ì
Vivado½ø½×
- ÔõÑùͨ¹ýTCL¾ç±¾×Ô¶¯»¯ÊµÏÖÉè¼Æ×ÛºÏÓë½á¹¹²¼Ïߣ¿£¿£¿£¿
- ÆÊÎöVivadoʱÐò±¨¸æ£¬£¬£¬ÔõÑùÅжÏʱÐòÊÕÁ²ÊÇ·ñ´ï±ê£¿£¿£¿£¿
·ÂÕæÓëÑéÖ¤
- ÓÃSystemVerilog±àдһ¸öAPB×ÜÏßÐÒéµÄËæ»ú²âÊÔÓÃÀý¡£¡£¡£
- ÔõÑùͨ¹ýVCS/XSIMʵÏÖ¿çÄ£¿£¿£¿£¿éµÄÁýÕÖÂʺϲ¢£¿£¿£¿£¿
¸½£º´ó½®FPGA¸ÚλÄÜÁ¦»Ïñ
- ¼¼ÊõÆ«ºÃ£º
? ͼÏñ´¦Öóͷ£/¸ßËÙ½Ó¿Ú¿ª·¢ÂÄÀú
? µÍÑÓ³ÙʵʱϵͳÉè¼ÆÄÜÁ¦
? ¹ú²ú»¯Ð¾Æ¬ÊÊÅäÂÄÀú£¨¼Ó·ÖÏ - Èí¼¼ÄÜÒªÇó£º
? ÖØ´óÎÊÌâ²ð½âÄÜÁ¦
? ¿çÍŶÓÐ×÷£¨ÓëËã·¨/ǶÈëʽÍŶÓÁªµ÷£©
×¢£ºÒÔÉÏÎÊÌâÐèÁ¬Ïµ´ó½®ÕÐÆ¸JDÖеļ¼ÊõÕ»ÒªÇóÕë¶ÔÐÔ×¼±¸£¬£¬£¬½¨Òéͬ²½Ñо¿´ó½®²úÆ·¼¼Êõ°×ƤÊé¼°¹ûȻרÀû£¬£¬£¬ÌáÁ¶FPGA¼¼ÊõÓ¦Óó¡¾°¡£¡£¡£ÈçÐèÃÕµ×Éî¶ÈÆÊÎö»ò·ÂÕæ´úÂëÄ£°å£¬£¬£¬¿É½øÒ»²½ÏàͬÐèÇ󡣡£¡£

´ó·¢28













